Submit original with signatures + 1 copy + electronic copy to Faculty Senate (Box 7500).

See http://www.uaf.edu/uafgov/faculty-senate/curriculum/course-degree-procedures-/ for a complete description of the rules governing curriculum & course changes.

	TR	IAL COURS.	E OR I	NEW CO	URSE PRO	POSAL			
SUBMITTED BY:									
Department	Electrical and	Comp Engr	•	Colle	ge/School				СЕМ
Prepared by	Jason McNeel	y		Phone					474-7228
Email Contact	ibmcneely@ala	ska.edu		Facul	ty Contac	:t	•	Jason	McNeely
1. ACTION I	DESIRED (CHECK ONE)	Tria	l Cour	se		New Co	ourse	х	
2. COURSE I	DENTIFICATION:	Dept	E	E	Course #	648	No. o Credi		3
division	pper/lower status & credits:	Graduate Cour computer scien sufficient for en	ce that w	ould be m	et through an	undergradua	te curriculu	m woul	ld be
3. PROPOSED	COURSE TITLE:				VLSI	Design			
4. To be CR	OSS LISTED? YES/NO	NO] 1	f yes, Dept:		Course	· #		
	s-listing requir form for additio			h depar	tments and	d deans in	volved.	Add 1	lines at
5. To be ST	ACKED? YES/NO	NO	I	f yes, Dept.		Cou	rse #		
Stacked cours by the Gradua and graduate different cou different (i. undergraduate the committee	at the approprie applications a te Academic and versions—will he arses. The commit e. is there unders being overtaxes are looking our mittee has qualm	re reviewed Advising Co lp emphasiz tees will d rgraduate a d?; 3) are t for the i	by the mmittee e the ce etermination of graduation of the ce estimate the ce e	e. Creat differer ne: 1) v duate le ce stude cs of th	ting two don't qualitie whether the evel contents being the student.	ifferent s es of what e two vers nt being o undertaxe s taking t	yllabi-u are sup ions are ffered); d? In t he cours	nderg: posed suff: 2) a: his ce	raduate to be two iciently re ontext, pically,
	Y OF OFFERING:			bered Ye					7
		Fall, S				r Even-num r As Deman			or Odd-
	E YEAR OF FIRS if approved by (2014-15)		;	Sı	pring 2015				
compressed in	hours may not be nto fewer than si thermore, any con Committee. MAT: that apply) AT livery ecture,	ix weeks mus	t be a	pproved	by the co	llege or s	chool's	curri pprov 6 we	culum

9	. CONTACT	HOURS PER	WEEK:	3		LAB		1	CTICUM
	of lab in a minutes of p the syllabu	science co practicum=1 s. See <u>htt</u> p	urse=1 credit credit. 240 ://www.uaf.ed	. 16 0-800 u/uaf	hours/weeks hours. 800 min 00 minutes in n 0 minutes of in gov/faculty-sen ormation on num	utes of lecon-science ternship=1	lab=1 credi credit. Th lum/course-	it. 240 t. 2400 is must	rs /week 0 minutes -4800 match with rocedures-
	THER HOURS ype)	(specify							
10.	COMPLETE distribut	CATALOG DE	SCRIPTION in s-listings a	nclud nd/o	ing dept., nu r stacking (50	mber, titl O words or	e, credits less if p	, credi ossible	.t):
Exa	ple of a	complete d	lescription:						
FISE	utilized F131X or	Off d practice for the ma COMM F141	anagement of K <i>; ENGL F111</i>	es ma frea X; El	t anagement, wit shwater and ma NGL F211X or N isted with NR	erine fishe ENGL F213X,	eries. Pre: : ENGL F41	requisi	tes: COMM
	EE F648 3 Credits Study of metl include CMO	VLSI Design Offered Springles ands to integral S logic design	gn ng Odd-number rate millions of n, power and ti	ed Ye transis ming i		nip and create	optimized de full custom la		
11.	Will the for the IF YES,	o apply S Humanities his course baccalau check whis Oral Intens	or H classi be used to reate core?	fulf:	ill a requirer 25, attach for ents it could = Writing Inter	ntely; other ial Sciences nent rm. be used to	YES:	NO NO	ds blank.
11.A	"snowfl	ake" symb	ol will be a	nort dded	hern, arctic in the printe	or circump ad Catalog NO NO	olar studi , and flag	es? If	yes, a
	be repea	ted (for e	ndicate why example, the each time).	the c	course can ese follows				
					epeated for o				TIMES
	If the c	ourse can f credit h	be repeated nours that m	for ay be	credit, what e earned for t	is the max his course	imum ?		CREDITS
	If the c	ourse can number of	be repeated credit hour	with s tha	<u>variable</u> cre it may be earn	edit, what ed for thi	is the s course?		CREDITS
13.	GRADING SI later on LETTER:		pecify only es a Major C PASS/FAIL:	one. ourse	Note: Chang. Change - For	ing the grant 2 form	ading syst 1.	em for	a course

RES	TRICTIONS ON ENROLL	MENT ((if any)			
14.	i. Prerequisites EE 343 or equivalent					
	These will be red	quired	before the student is allowed to enroll in the course.			
	5. SPECIAL RESTRICTI ONDITIONS	ONS,				
1	6. PROPOSED COURSE F		S			
	Has a memo beer	n submi	itted through your deam to the Provost for fee approval?			
			Yes/No			
17	PREVIOUS HISTORY					
	Has the course been previously? Yes/No	en offe	ered as special topics or trial course YES			
	If yes, give seme. course #, etc.:	ster,	year, Spring 2011 and Spring 2013, EE 693, "VLSI Design"			
18	. ESTIMATED IMPACT					
			LL THIS HAVE ON BUDGET, FACILITIES/SPACE, FACULTY, ETC.	_		
	This course would req workload.	luire a c	classroom and be a part of the instructor's normal faculty teaching	١		
19	LIBRARY COLLECTION	NS				
			ibrary collection development officer (kljensen@alaska.edu,			
	services available	for t	the adequacy of library/media collections, equipment, and he proposed course? If so, give date of contact and			
			lain why not.	_		
	No Yes	x	Karen Jensen confirmed the adequacy of journals I may need (IEEE/ACM) during the first time this course was offered as a 693 Special Topics in Spring 2011.	1		
20	TIME ON TRACTE		me .	_		
20	. IMPACTS ON PROGRAM What programs/dep		ents will be affected by this proposed action?			
1			Programs/Departments contacted (e.g., email, memo)	_		
	None					
21	21. POSITIVE AND NEGATIVE IMPACTS					
	Please specify positive and negative impacts on other courses, programs and departments resulting from the proposed action.					
	This course is a great supplement to other courses in the computer engineering area (such as EE					
	343/443/444) since it delves into an area not otherwise covered and further enhances the computer					
	engineering program. I do not expect any negative impacts.					
ית	JUSTIFICATION FOR ACTION REQUESTED					
	The purpose of the department and campus-wide curriculum committees is to					
	scrutinize course change and new course applications to make sure that the quality of UAF education is not lowered as a result of the proposed change. Please address					
	this in your response. This section needs to be self-explanatory. Use as much					
_	space as needed to fully justify the proposed course.					
	Custom design and implementation of computer chips at the transistor level is not focused on in the undergraduate level classes. Those courses are more high level, where much of the design relies on					
	tools/hardware to implement these low level details. However, in this course students will expand their					
	knowledge into some of the custom design methods used by companies such as Intel and AMD when designing components such as processors.					
		.ab	NA - CCC - NO			

APPROVALS: Add additional signature lines as needed. 8/23/13 Date Signature, Chair, Electrical and Computer Engineerin Program/Department of: Signature, Chair, College/School Curriculum Council for: Date AJV DEM College/School Signature, Dean, LM of: Offerings above the level of approved programs must be approved in advance by the Provost. Date Signature of Provost (if above level of approved programs) ALL SIGNATURES MUST BE OBTAINED PRIOR TO SUBMISSION TO THE GOVERNANCE OFFICE Date Signature, Chair ___GAAC Faculty Senate Review Committee: ___Curriculum Review __SADAC Core Review ADDITIONAL SIGNATURES: (As needed for cross-listing and/or stacking) Date Signature, Chair, Program/Department of: Date Signature, Chair, College/School Curriculum Council for: Date Signature, Dean, College/School

of:

EE 693 VLSI Design

COURSE INFORMATION-

Instructor:

Dr. Jason McNeely, Duckering 227

Office Phone: 474-7228 Email: jbmcneely@alaska.edu

Office Hours: Monday 2:00-4:00; Thursday 2:30-4:30

(You may also schedule an appointment or just drop by. The best way to

reach me outside of office hours is via email.)

Lectures:

MWF 10:30-11:30

Location:

DUCK 406

Credits:

3

Prerequisites:

EE 343 or equivalent

Textbook:

CMOS VLSI Design: A Circuits and Systems Perspective 4th Edition, Neil Weste and

David Harris, 2011 Pearson Education, ISBN 978-0-321-54774-3

References:

Other reference materials may be posted electronically during this course.

Methodology:

Lectures will be supplemented with relevant homework including use of CAD tools and projects that combine theory with practical design. Quizzes and exams will assess the theoretical components, while projects with a brief presentation will assess the practical

skills. Blackboard will be used for electronic material posting.

COURSE DESCRIPTION —

This course will cover the skills necessary to bring a basic digital design having many transistors from concept to custom or semi-custom chip design for fabrication. This complements the computer engineering curriculum by allowing the student to move from the FPGA based and embedded system based design background to full custom chips. The design flow from concept all the way to final layout product will be emphasized. These are some of the skills needed by engineers at semiconductor companies. Hands on experience with some basic layout tools will be assigned via projects.

Students enrolling in this course need to have at least one semester of digital logic design (EE 343 or equivalent). It is also helpful to have some electronics background as well.

The catalog course description:

Study of methods to integrate millions of transistors on a single chip and create optimized designs. Topics include CMOS logic design, power and timing issues, VLSI architectures, and full custom layout. Students will use CAD tools to implement a VLSI design

COURSE GOALS/OUTCOMES

Students taking this course will be able to:

- Design CMOS circuits at the transistor level and use CAD tools to create the chip
- Start with a design concept at a transistor level or schematic and produce a layout
- Understand the industry standard methods of logic design and layout

Student learning outcomes would be the ability to:

- Design full custom IC VLSI design using the MAGIC CAD tool
- Design logic circuits using CMOS transistor family
- Comprehend performance issues in CMOS circuits such as power and delay
- Have an ability to create dynamic CMOS designs
- Simulate, verify, and analyze the performance of layouts

IMPORTANT DATES

Thursday January 17: First day of classes

Monday January 21: Alaska Civil Rights Day (no classes)

Friday February 1: Last day to drop the class (course does not appear on academic record)

March 11-15: Spring break (no classes)

Friday March 22: Last day to withdraw ('W' appears on academic record)

Friday April 26: UAF SpringFest (no classes)

Monday May 6: Last day of class Tuesday-Friday May 7-10: FINAL EXAMS

May 8 10:15-12:15 FINAL EXAM for VLSI

(Dates from 2013. Will be changed in 2015)

(Dates on schedule below are from 2013. Will be changed in 2015)

L	Date	Topic(s)	Book	Homework/Quizzes
]	• ``	Sections	
1	Friday 1/18	History and Review of CMOS configuration	1.1-1.3	
		Monday January 21: Ala	ska Civil Rights Da	y
2	Wednesday 1/23	Static CMOS Layout Rules/Gates	1.4-1.5 Skip 1.4.9	HW #1: 1.1, 1.6, 1.8. Tristate Drawing Install MAGIC
3	Friday 1/25	Circuit Fabrication MAGIC Layout Tool tutorial	1.5 MAGIC Intro	
4	Monday 1/28	Finish Tutorial Semicustom Design Flow	1.9	HW #2: Work through MAGIC tutorials 1-3 Draw and turn in series nMOS in MAGIC
5	Wednesday 1/30	Delay/Power Intro Transistor Operating Regions	1.9 2.1-2.2	Quiz 1
6	Friday 2/1	MOS Operating Regions+Current	2.1-2.2	HW #3: 2.1 and custom problem
7	Monday 2/4	Simple MOS Capacitance Nonideal IV	2.3-2.4	HW #4: Research
8	Wednesday 2/6	DC Transfer Curve Noise Margins	2.5	HW #5: 2.14, 2.15 Install ng-spice
9	Friday 2/8	CMOS Process Technologies Fabrication	3.1-3.2	
10	Monday 2/11	Layout Design Rules	3.3	HW #6: Inverter Layout in MAGIC; Simulate DC transfer
11	Wednesday 2/13	Process Enhancements	4 3.4	
12	Friday 2/15	Circuit Simulation SPICE	8.1	
13	Monday 2/18	SPICE Subcircuits; Models; Delay	8.2.4-8.3	
14	Wednesday 2/20	Simulation Pitfalls How to Determine Delay Part I	End of 8 4.1-4.2	HW #7: Go back to Inverter layout and find delays
15	Friday 2/22	RC Model of Delay Elmore Delay	4.3	
16	Monday 2/25	The RC Model cont'd More examples; Inching toward linear delay model	4.3	

L	Date	Topic(s)	Book Sections	Homework/Quizzes
17	Wednesday 2/27	Finish RC Model; Linear Delay Model; Logical Effort	4.4	Quiz 2
18	Friday 3/1	Minimum Delay (Using path effort and then sizing path)	4.5	
19	Monday 3/4	Best number of stages	4.5	HW #8: 4.1,4.5,4.11; Optimal Sizing in Magic
20	Wednesday 3/6	Introduction and Types of Power in CMOS	5.1	
20Ъ	Friday 3/8	EXAM I REVIEW		
		Monday March 11 – Friday I	March 15: Spring 1	Break
-	Monday 3/18		EXAM I	
21	Wednesday 3/20	Dynamic Power/Activity Factor	5.2	
22	Friday 3/22	Dynamic and Static Power	5.2-5.3	
23	Monday 3/25	Static Power Cont'd	5.3-5.4	HW #9: 5.2, 5.4, 5.7
24	Wednesday 3/27	Low power circuits; Intro to circuit families(Static CMOS)	5.5; 9.1	
25	Friday 3/29	Pseudo nMOS	9.2	Project 2: Design sum circuit since carry out circuit is completed.
26	Monday 4/1	CVSL; Dynamic Circuits	9.2	
27	Wednesday 4/3	Dynamic Cont'd; Domino and Dual Rail	9.2	
28	Friday 4/5	NP-Domino/Zipper Domino	9.2	Quiz 3 HW#10: 9.3, 9.4, 9.1
29	Monday 4/8	Pass Transistors and Pitfalls	9.2-9.3	
30	Wednesday 4/10	Memory Systems; SRAM Cells	12.1-12.2	
31	Friday	SRAM Noise Margins	12.2	

L Date		Topic(s)	Book Sections	Homework/Quizzes	
	4/12				
32	Monday 4/15	SRAM Layout; Row/Col Circuits	12.2		
33	Wednesday 4/17	DRAM; ROM; FLASH	12.3+		
	Friday 4/19		EXAM II		
34	Monday 4/22	Introduction to Sequential Design	10.1-10.2.3		
35	Wednesday 4/24	Min time/Time borrowing/Clock Skew	10.2.3-10.2.5		
		Friday April 26: UAF S	SpringFest - No Class		
36	Monday 4/29	Design of Latches	10.3.1	Project Part 3: Design 8-bit Ripple Carry Adder/Subtracion	
37	Wednesday 5/1	Design of Flip Flops	10.3.2		
38	Friday 5/3	Sequencing/hold/setup/etc; Addition circuits?	10.4.2; 11.1?		
39	Monday 5/6	Adders and Final Exam Review	11.1		

-TENTATIVE SCHEDULE -

42 Class Meetings = 37 Lectures + 1 Tutorial Day + 2 Exams + 2 Presentation days

FINAL EXAM: May 8 10:15-12:15

COURSE POLICIES-

E-mail

Each student is expected to regularly check his or her alaska.edu email address. This address will be used for class correspondence - announcements, homework problems clarifications, etc. If you are not using the official UAF email address, please forward it to your address of choice.

Attendance

Class attendance is highly recommended. Material not in the text may be introduced at random intervals and occasional quizzes are part of your grade. If you miss a class, lecture slides and other handouts are available on Blackboard or can be obtained from the instructor. If you are late, please enter without disrupting the class.

Homework

Homework problems will typically be due the following class, unless otherwise stated. No late homework will be accepted without a valid excuse and prior arrangement.

You are expected to work independently (even if you work in study groups). The work you hand in should be your own effort. Any student whose work is copied from another student may receive a zero grade for the assignment. If you have questions about a homework problem outside of the instructor's or TA's office hours, please feel free to contact them by e-mail. Homework assignments are expected to be neat and legible. The grader is not obligated to decode scribbles; illegible answers will be assumed to be wrong.

Ouizzes

You can expect to have a short quiz given every week, or even more frequently. Quizzes will typically cover the material from the previous week or two. The material for quizzes will include lectures, homework, reading assignments, and laboratory exercises. Unless otherwise stated, quizzes will be "closed book". Quizzes cannot be made up if missed.

Exams

There will be two exams and a final exam. No makeup exams will be given except for documented extenuating circumstances. If you can anticipate an absence (work commitments, intercollegiate sports), talk to your instructor before the exam to make arrangements. If the absence is unexpected (illness, family or personal difficulties), please inform your instructor at the earliest possible opportunity.

Custom Layout Project

A custom designed 8-bit adder will be required as the project for this course. Using the MAGIC VLSI layout tool, a static CMOS 8-bit adder will be designed, drawn, and simulated for functionality, area required on the chip, delay (the speed of the adder), and power consumption. Following completion of that part, the adder will be re-designed using a dynamic CMOS technology of your choice. Again, design and simulation will be completed. Finally, comparisons can be made between the two designs to aid in the understanding of the various pros and cons of the two technologies and will give insight as to why static CMOS is semiconductor industry's technology of choice even though dynamic logic has some advantages. If designs are completed early, it may be possible to even send some designs off for fabrication and get a chip back, although this will not be required.

-STUDENTS WITH DISABILITIES-

Students with learning or other disabilities who may need classroom accommodations are encouraged to make an appointment with the Office of Disability Services (208 WHIT, Phone # 474-5655). Please meet with me during office hours so that we can collaborate with the Office of Disability Services to provide the appropriate accommodations and supports to assist you in meeting the goals of the course.

-GRADING-

Homework	15%
Quizzes	15%
Exams I and II	25%
Final Exam	25%
Projects	20%

Plus/Minus grading will be used.

Projects will be graded based on completion, analysis, and brief presentation. If the project chosen becomes too large to manage, you are advised to break it into manageable parts a complete a part in order to get results for a grade.

- PLAGIARISM-

As a UAF student, you are subject to UAF's Honor Code:

"Students will not collaborate on any quizzes, in-class exams, or take-home exams that will contribute to their grade in a course, unless permission is granted by the instructor of the course. Only those materials permitted by the instructor may be used to assist in quizzes and examinations.

Students will not represent the work of others as their own. A student will attribute the source of information not original with himself or herself (direct quotes or paraphrases) in compositions, theses and other reports. No work submitted for one course may be submitted for credit in another course without the explicit approval of both instructors.

Violations of the Honor Code will result in a failing grade for the assignment and, ordinarily, for the course in which the violation occurred. Moreover, violation of the Honor Code may result in suspension or expulsion."