

Submit original with signatures + 1 copy + electronic copy to Faculty Senate (Box 7500).  
See <http://www.uaf.edu/uafgov/faculty-senate/curriculum/course-degree-procedures/> for a complete description of the rules governing curriculum & course changes.

**TRIAL COURSE OR NEW COURSE PROPOSAL**

**SUBMITTED BY:**

Department	Electrical and Comp Engr	College/School	CEM
Prepared by	Jason McNeely	Phone	474-7228
Email Contact	jbmneelv@alaska.edu	Faculty Contact	Jason McNeely

1. ACTION DESIRED (CHECK ONE): Trial Course ☐ New Course ☒

2. COURSE IDENTIFICATION: Dept EE Course # 648 No. of Credits 3

Justify upper/lower division status & number of credits:

Graduate Course. Basic knowledge in electrical engineering, computer engineering, or computer science that would be met through an undergraduate curriculum would be sufficient for enrolment in this course. There will be 3 hours of lecture per week.

3. PROPOSED COURSE TITLE: VLSI Design

4. To be CROSS LISTED? YES/NO NO If yes, Dept: Course #

NOTE: Cross-listing requires approval of both departments and deans involved. Add lines at end of form for additional required signatures.

5. To be STACKED? YES/NO NO If yes, Dept: Course #

How will the two course levels differ from each other? How will each be taught at the appropriate level?:

Stacked course applications are reviewed by the (Undergraduate) Curricular Review Committee and by the Graduate Academic and Advising Committee. Creating two different syllabi—undergraduate and graduate versions—will help emphasize the different qualities of what are supposed to be two different courses. The committees will determine: 1) whether the two versions are sufficiently different (i.e. is there undergraduate and graduate level content being offered); 2) are undergraduates being overtaxed?; 3) are graduate students being undertaxed? In this context, the committees are looking out for the interests of the students taking the course. Typically, if either committee has qualms, they both do. More info online - see URL at top of this page.

6. FREQUENCY OF OFFERING: Spring Odd-numbered Years  
Fall, Spring, Summer (Every, or Even-numbered Years, or Odd-numbered Years) - or As Demand Warrants

7. SEMESTER & YEAR OF FIRST OFFERING (AY2013-14 if approved by 3/1/2013; otherwise AY2014-15) Spring 2015

**8. COURSE FORMAT:**

NOTE: Course hours may not be compressed into fewer than three days per credit. Any course compressed into fewer than six weeks must be approved by the college or school's curriculum council. Furthermore, any core course compressed to less than six weeks must be approved by the Core Review Committee.

COURSE FORMAT: (check all that apply) ☐ 1 ☐ 2 ☐ 3 ☐ 4 ☐ 5 ☒ 6 weeks to full semester

OTHER FORMAT (specify)

Mode of delivery (specify lecture, field trips, labs, etc)

9. CONTACT HOURS PER WEEK:

LECTURE  LAB  PRACTICUM  
hours/weeks hours/week hours/week

Note: # of credits are based on contact hours. 800 minutes of lecture=1 credit. 2400 minutes of lab in a science course=1 credit. 1600 minutes in non-science lab=1 credit. 2400-4800 minutes of practicum=1 credit. 2400-8000 minutes of internship=1 credit. This must match with the syllabus. See <http://www.uaf.edu/uafgov/faculty-senate/curriculum/course-degree-procedures-guidelines-for-computing/> for more information on number of credits.

OTHER HOURS (specify type)

10. COMPLETE CATALOG DESCRIPTION including dept., number, title, credits, credit distribution, cross-listings and/or stacking (50 words or less if possible):

Example of a complete description:

FISH F487 W, O Fisheries Management  
3 Credits Offered Spring

Theory and practice of fisheries management, with an emphasis on strategies utilized for the management of freshwater and marine fisheries. Prerequisites: COMM F131X or COMM F141X; ENGL F111X; ENGL F211X or ENGL F213X; ENGL F414; FISH F425; or permission of instructor. Cross-listed with NRM F487. (3+0)

EE F648 VLSI Design

3 Credits Offered Spring Odd-numbered Years

Study of methods to integrate millions of transistors on a single chip and create optimized designs. Topics include CMOS logic design, power and timing issues, VLSI architectures, and full custom layout. Students will use CAD tools to implement a VLSI design. Prerequisites: EE 343 or equivalent.

11. COURSE CLASSIFICATIONS: Undergraduate courses only. Consult with CLA Curriculum Council to apply S or H classification appropriately; otherwise leave fields blank.

H = Humanities  S = Social Sciences

Will this course be used to fulfill a requirement for the baccalaureate core? If YES, attach form.

YES:  NO:

IF YES, check which core requirements it could be used to fulfill:

O = Oral Intensive,   
Format 6

W = Writing Intensive,   
Format 7

X = Baccalaureate Core

11.A Is course content related to northern, arctic or circumpolar studies? If yes, a "snowflake" symbol will be added in the printed Catalog, and flagged in Banner.

YES

NO

12. COURSE REPEATABILITY:

Is this course repeatable for credit?

YES

NO

Justification: Indicate why the course can be repeated (for example, the course follows a different theme each time).

How many times may the course be repeated for credit?

TIMES

If the course can be repeated for credit, what is the maximum number of credit hours that may be earned for this course?

CREDITS

If the course can be repeated with variable credit, what is the maximum number of credit hours that may be earned for this course?

CREDITS

13. GRADING SYSTEM: Specify only one. Note: Changing the grading system for a course later on constitutes a Major Course Change - Format 2 form.

LETTER:  PASS/FAIL:

**RESTRICTIONS ON ENROLLMENT (if any)**

**14. PREREQUISITES**

EE 343 or equivalent

These will be required before the student is allowed to enroll in the course.

**15. SPECIAL RESTRICTIONS,  
CONDITIONS**

**16. PROPOSED COURSE FEES**

S

Has a memo been submitted through your dean to the Provost for fee approval?

Yes/No

**17. PREVIOUS HISTORY**

Has the course been offered as special topics or trial course previously?

Yes/No

YES

If yes, give semester, year, course #, etc.:

Spring 2011 and Spring 2013, EE 693, "VLSI Design"

**18. ESTIMATED IMPACT**

WHAT IMPACT, IF ANY, WILL THIS HAVE ON BUDGET, FACILITIES/SPACE, FACULTY, ETC.

This course would require a classroom and be a part of the instructor's normal faculty teaching workload.

**19. LIBRARY COLLECTIONS**

Have you contacted the library collection development officer (kljensen@alaska.edu, 474-6695) with regard to the adequacy of library/media collections, equipment, and services available for the proposed course? If so, give date of contact and resolution. If not, explain why not.

No

Yes

X

Karen Jensen confirmed the adequacy of journals I may need (IEEE/ACM) during the first time this course was offered as a 693 Special Topics in Spring 2011.

**20. IMPACTS ON PROGRAMS/DEPTS**

What programs/departments will be affected by this proposed action?  
Include information on the Programs/Departments contacted (e.g., email, memo)

None

**21. POSITIVE AND NEGATIVE IMPACTS**

Please specify positive and negative impacts on other courses, programs and departments resulting from the proposed action.

This course is a great supplement to other courses in the computer engineering area (such as EE 343/443/444) since it delves into an area not otherwise covered and further enhances the computer engineering program. I do not expect any negative impacts.

**JUSTIFICATION FOR ACTION REQUESTED**

The purpose of the department and campus-wide curriculum committees is to scrutinize course change and new course applications to make sure that the quality of UAF education is not lowered as a result of the proposed change. Please address this in your response. This section needs to be self-explanatory. Use as much space as needed to fully justify the proposed course.

Custom design and implementation of computer chips at the transistor level is not focused on in the undergraduate level classes. Those courses are more high level, where much of the design relies on tools/hardware to implement these low level details. However, in this course students will expand their knowledge into some of the custom design methods used by companies such as Intel and AMD when designing components such as processors.

**APPROVALS:** Add additional signature lines as needed.

<i>Charles E Mayer</i>	Date	8/23/13
Signature, Chair, Program/Department of: Electrical and Computer Engineering		

<i>Chuan-Lin Lin</i>	Date	09/27/2013
Signature, Chair, College/School Curriculum Council for:		

<i>Charles E Mayer ASAC DEAN</i>	Date	9/30/13
Signature, Dean, College/School of: CEM		

Offerings above the level of approved programs must be approved in advance by the Provost.

	Date	
Signature of Provost (if above level of approved programs)		

**ALL SIGNATURES MUST BE OBTAINED PRIOR TO SUBMISSION TO THE GOVERNANCE OFFICE**

	Date	
Signature, Chair Faculty Senate Review Committee: ___Curriculum Review ___GAAC ___Core Review ___SADAC		

**ADDITIONAL SIGNATURES:** (As needed for cross-listing and/or stacking)

	Date	
Signature, Chair, Program/Department of:		

	Date	
Signature, Chair, College/School Curriculum Council for:		

	Date	
Signature, Dean, College/School of:		

## EE 693 VLSI Design

---

### COURSE INFORMATION

---

<b>Instructor:</b>	Dr. Jason McNeely, Duckering 227 Office Phone: 474-7228 Email: jbmneely@alaska.edu Office Hours: Monday 2:00-4:00; Thursday 2:30-4:30 (You may also schedule an appointment or just drop by. The best way to reach me outside of office hours is via email.)
<b>Lectures:</b>	MWF 10:30-11:30
<b>Location:</b>	DUCK 406
<b>Credits:</b>	3
<b>Prerequisites:</b>	EE 343 or equivalent
<b>Textbook:</b>	<i>CMOS VLSI Design: A Circuits and Systems Perspective</i> 4 <sup>th</sup> Edition, Neil Weste and David Harris. 2011 Pearson Education. ISBN 978-0-321-54774-3
<b>References:</b>	Other reference materials may be posted electronically during this course.
<b>Methodology:</b>	Lectures will be supplemented with relevant homework including use of CAD tools and projects that combine theory with practical design. Quizzes and exams will assess the theoretical components, while projects with a brief presentation will assess the practical skills. Blackboard will be used for electronic material posting.

---

### COURSE DESCRIPTION

---

This course will cover the skills necessary to bring a basic digital design having many transistors from concept to custom or semi-custom chip design for fabrication. This complements the computer engineering curriculum by allowing the student to move from the FPGA based and embedded system based design background to full custom chips. The design flow from concept all the way to final layout product will be emphasized. These are some of the skills needed by engineers at semiconductor companies. Hands on experience with some basic layout tools will be assigned via projects.

Students enrolling in this course need to have at least one semester of digital logic design (EE 343 or equivalent). It is also helpful to have some electronics background as well.

The catalog course description:

*Study of methods to integrate millions of transistors on a single chip and create optimized designs. Topics include CMOS logic design, power and timing issues, VLSI architectures, and full custom layout. Students will use CAD tools to implement a VLSI design*

---

**COURSE GOALS/OUTCOMES**

---

Students taking this course will be able to:

- Design CMOS circuits at the transistor level and use CAD tools to create the chip
- Start with a design concept at a transistor level or schematic and produce a layout
- Understand the industry standard methods of logic design and layout

Student learning outcomes would be the ability to:

- Design full custom IC VLSI design using the MAGIC CAD tool
- Design logic circuits using CMOS transistor family
- Comprehend performance issues in CMOS circuits such as power and delay
- Have an ability to create dynamic CMOS designs
- Simulate, verify, and analyze the performance of layouts

---

**IMPORTANT DATES**

---

Thursday January 17:	First day of classes
Monday January 21:	Alaska Civil Rights Day (no classes)
Friday February 1:	Last day to drop the class (course does not appear on academic record)
March 11-15:	Spring break (no classes)
Friday March 22:	Last day to withdraw ('W' appears on academic record)
Friday April 26:	UAF SpringFest (no classes)
Monday May 6:	Last day of class
Tuesday-Friday May 7-10:	FINAL EXAMS
May 8 10:15-12:15	FINAL EXAM for VLSI

(Dates from 2013. Will be changed in 2015)

(Dates on schedule below are from 2013. Will be changed in 2015)

<b>L</b>	<b>Date</b>	<b>Topic(s)</b>	<b>Book Sections</b>	<b>Homework/Quizzes</b>
1	Friday 1/18	History and Review of CMOS configuration	1.1-1.3	
<b>Monday January 21: Alaska Civil Rights Day</b>				
2	Wednesday 1/23	Static CMOS Layout Rules/Gates	1.4-1.5 Skip 1.4.9	HW #1: 1.1, 1.6, 1.8. Tristate Drawing Install MAGIC
3	Friday 1/25	Circuit Fabrication MAGIC Layout Tool tutorial	1.5 MAGIC Intro	
4	Monday 1/28	Finish Tutorial Semicustom Design Flow	1.9	HW #2: Work through MAGIC tutorials 1-3 Draw and turn in series nMOS in MAGIC
5	Wednesday 1/30	Delay/Power Intro Transistor Operating Regions	1.9 2.1-2.2	Quiz 1
6	Friday 2/1	MOS Operating Regions+Current	2.1-2.2	HW #3: 2.1 and custom problem
7	Monday 2/4	Simple MOS Capacitance Nonideal IV	2.3-2.4	HW #4: Research
8	Wednesday 2/6	DC Transfer Curve Noise Margins	2.5	HW #5: 2.14, 2.15 Install ng-spice
9	Friday 2/8	CMOS Process Technologies Fabrication	3.1-3.2	
10	Monday 2/11	Layout Design Rules	3.3	HW #6: Inverter Layout in MAGIC; Simulate DC transfer
11	Wednesday 2/13	Process Enhancements	3.4	
12	Friday 2/15	Circuit Simulation SPICE	8.1	
13	Monday 2/18	SPICE Subcircuits ; Models; Delay	8.2.4-8.3	
14	Wednesday 2/20	Simulation Pitfalls How to Determine Delay Part I	End of 8 4.1-4.2	HW #7: Go back to Inverter layout and find delays
15	Friday 2/22	RC Model of Delay Elmore Delay	4.3	
16	Monday 2/25	The RC Model cont'd More examples; Inching toward linear delay model	4.3	

<b>L</b>	<b>Date</b>	<b>Topic(s)</b>	<b>Book Sections</b>	<b>Homework/Quizzes</b>
17	Wednesday 2/27	Finish RC Model; Linear Delay Model; Logical Effort	4.4	Quiz 2
18	Friday 3/1	Minimum Delay (Using path effort and then sizing path)	4.5	
19	Monday 3/4	Best number of stages	4.5	HW #8: 4.1,4.5,4.11; Optimal Sizing in Magic
20	Wednesday 3/6	Introduction and Types of Power in CMOS	5.1	
20b	Friday 3/8	EXAM I REVIEW		
<b>Monday March 11 – Friday March 15: Spring Break</b>				
	<b>Monday 3/18</b>	<b>EXAM I</b>		
21	Wednesday 3/20	Dynamic Power/Activity Factor	5.2	
22	Friday 3/22	Dynamic and Static Power	5.2-5.3	
23	Monday 3/25	Static Power Cont'd	5.3-5.4	HW #9: 5.2, 5.4, 5.7
24	Wednesday 3/27	Low power circuits; Intro to circuit families(Static CMOS)	5.5; 9.1	
25	Friday 3/29	Pseudo nMOS	9.2	Project 2: Design sum circuit since carry out circuit is completed.
26	Monday 4/1	CVSL; Dynamic Circuits	9.2	
27	Wednesday 4/3	Dynamic Cont'd; Domino and Dual Rail	9.2	
28	Friday 4/5	NP-Domino/Zipper Domino	9.2	Quiz 3 HW#10: 9.3, 9.4, 9.1
29	Monday 4/8	Pass Transistors and Pitfalls	9.2-9.3	
30	Wednesday 4/10	Memory Systems; SRAM Cells	12.1-12.2	
31	Friday	SRAM Noise Margins	12.2	



<b>L</b>	<b>Date</b>	<b>Topic(s)</b>	<b>Book Sections</b>	<b>Homework/Quizzes</b>
	4/12			
32	Monday 4/15	SRAM Layout; Row/Col Circuits	12.2	
33	Wednesday 4/17	DRAM; ROM; FLASH	12.3+	
	<b>Friday 4/19</b>	<b>EXAM II</b>		
34	Monday 4/22	Introduction to Sequential Design	10.1-10.2.3	
35	Wednesday 4/24	Min time/Time borrowing/Clock Skew	10.2.3-10.2.5	
<b>Friday April 26: UAF SpringFest – No Class</b>				
36	Monday 4/29	Design of Latches	10.3.1	Project Part 3: Design 8-bit Ripple Carry Adder/Subtracion
37	Wednesday 5/1	Design of Flip Flops	10.3.2	
38	Friday 5/3	Sequencing/hold/setup/etc ; Addition circuits?	10.4.2; 11.1?	
39	Monday 5/6	Adders and Final Exam Review	11.1	

---

**TENTATIVE SCHEDULE**

---

**42 Class Meetings = 37 Lectures + 1 Tutorial Day + 2 Exams + 2 Presentation days**

**FINAL EXAM: May 8 10:15-12:15**

---

**COURSE POLICIES**

---

**E-mail**

Each student is expected to regularly check his or her **alaska.edu email address**. This address will be used for class correspondence - announcements, homework problems clarifications, etc. If you are not using the official UAF email address, please forward it to your address of choice.

**Attendance**

Class attendance is highly recommended. Material not in the text may be introduced at random intervals and occasional quizzes are part of your grade. If you miss a class, lecture slides and other handouts are available on Blackboard or can be obtained from the instructor. If you are late, please enter without disrupting the class.

**Homework**

Homework problems will typically be due the following class, unless otherwise stated. No late homework will be accepted without a valid excuse and prior arrangement.

You are expected to work independently (even if you work in study groups). The work you hand in should be your own effort. Any student whose work is copied from another student may receive a zero grade for the assignment. If you have questions about a homework problem outside of the instructor's or TA's office hours, please feel free to contact them by e-mail. Homework assignments are expected to be neat and legible. The grader is not obligated to decode scribbles; illegible answers will be assumed to be wrong.

**Quizzes**

You can expect to have a short quiz given every week, or even more frequently. Quizzes will typically cover the material from the previous week or two. The material for quizzes will include lectures, homework, reading assignments, and laboratory exercises. Unless otherwise stated, quizzes will be "closed book". Quizzes cannot be made up if missed.

**Exams**

There will be two exams and a final exam. No makeup exams will be given except for documented extenuating circumstances. If you can anticipate an absence (work commitments, intercollegiate sports), talk to your instructor before the exam to make arrangements. If the absence is unexpected (illness, family or personal difficulties), please inform your instructor at the earliest possible opportunity.

**Custom Layout Project**

A custom designed 8-bit adder will be required as the project for this course. Using the MAGIC VLSI layout tool, a static CMOS 8-bit adder will be designed, drawn, and simulated for functionality, area required on the chip, delay (the speed of the adder), and power consumption. Following completion of that part, the adder will be re-designed using a dynamic CMOS technology of your choice. Again, design and simulation will be completed. Finally, comparisons can be made between the two designs to aid in the understanding of the various pros and cons of the two technologies and will give insight as to why static CMOS is semiconductor industry's technology of choice even though dynamic logic has some advantages. If designs are completed early, it may be possible to even send some designs off for fabrication and get a chip back, although this will not be required.

---

**STUDENTS WITH DISABILITIES**

---

Students with learning or other disabilities who may need classroom accommodations are encouraged to make an appointment with the Office of Disability Services (208 WHIT, Phone # 474-5655). Please meet with me during office hours so that we can collaborate with the Office of Disability Services to provide the appropriate accommodations and supports to assist you in meeting the goals of the course.

---

**GRADING**

---

Homework	15%
Quizzes	15%
Exams I and II	25%
Final Exam	25%
Projects	20%

**Plus/Minus grading will be used.**

Projects will be graded based on completion, analysis, and brief presentation. If the project chosen becomes too large to manage, you are advised to break it into manageable parts a complete a part in order to get results for a grade.

---

**PLAGIARISM**

---

As a UAF student, you are subject to UAF's Honor Code:

*"Students will not collaborate on any quizzes, in-class exams, or take-home exams that will contribute to their grade in a course, unless permission is granted by the instructor of the course. Only those materials permitted by the instructor may be used to assist in quizzes and examinations.*

*Students will not represent the work of others as their own. A student will attribute the source of information not original with himself or herself (direct quotes or paraphrases) in compositions, theses and other reports. No work submitted for one course may be submitted for credit in another course without the explicit approval of both instructors.*

*Violations of the Honor Code will result in a failing grade for the assignment and, ordinarily, for the course in which the violation occurred. Moreover, violation of the Honor Code may result in suspension or expulsion."*